

Department of Computer Science & Engg. Kanwal Rekhi Building Indian Institute of Technology Bombay Powai, Mumbai 400076 INDIA

Tel.: +91 22 25764986 email: support@e-yantra.org



Letter of Participation

Date of Issue: 26-06-2025

This certificate is awarded to **Ritesh Suresh Ashtkar** from **National Institute of Technology Karnataka, Surathkal** for attending **Technical Session on "FPGA for beginners"** conducted part of the **e-Yantra Robotics Competition (eYRC)**. The online session was conducted on 26th June 2025 and it covered following topics:

- 1. Introduction of FPGA
- 2. Architecture of FPGA
- 3. Basics of Verilog HDL
- 4. Hands-on Activity on FPGA

He/She has scored 14 marks out of 15 in the quiz conducted during the session.

Mawiam

Prof. Shivaram Kalyanakrishnan
Principal Investigator, e-Yantra
Associate Professor
Department of Computer Science and Engineering
Indian Institute of Technology Bombay

a6343a526138d379126baf13a4b0c9b95094851a